



Примери



Приоритетен кодер




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity priority is
    Port ( a,b,c,d : in  STD_LOGIC;
          encoded : out STD_LOGIC_VECTOR(2 downto 0));
end priority;

architecture Behavioral of priority is


begin
process (a,b,c,d)
begin
    if a = '1' then
        encoded <= "001";
    elsif b = '1' then
        encoded <= "010";
    elsif c = '1' then
        encoded <= "011";
    elsif d = '1' then
        encoded <= "100";
    else
        encoded <= "000";
    end if;
end process;


end Behavioral;
```





Регистър (N-битов)





```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity reg is
  Generic (N : integer := 8);
  Port ( DATA_IN : in  STD_LOGIC_VECTOR (N-1 downto 0);
        CLK : in  STD_LOGIC;
        RESET : in  STD_LOGIC;
        ENABLE : in  STD_LOGIC;
        DATA_OUT : out  STD_LOGIC_VECTOR (N-1 downto 0));
end reg;


architecture Behavioral of reg is

begin


process (CLK, RESET) begin
  if RESET = '0' then
    DATA_OUT <= (others=>'0');
  elsif rising_edge(CLK) then
    if ENABLE = '1' then
      DATA_OUT <= DATA_IN;
    end if;
  end if;
end process;


end Behavioral;

```

Брояч (N-битов)





```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity revcnt is
generic (
    N : integer := 4;
    RST_ACTIVE : std_logic := '0';
    LOAD_ACTIVE : std_logic := '1');
port (
    CLK, RST, UP, LOAD: in std_logic;
    DIN: in std_logic_vector(N-1 downto 0);
    COUNT: out std_logic_vector(N-1 downto 0));
end revcnt;


architecture Behavioral of revcnt is
signal TMP: std_logic_vector(N-1 downto 0);
begin

process (CLK,RST) begin
    if RST = RST_ACTIVE then
        TMP <= (others=>'0');
    elsif rising_edge(CLK) then
        if LOAD = LOAD_ACTIVE then
            TMP <= DIN;
        elsif UP = '1' then
            TMP <= TMP + 1;
        else
            TMP <= TMP - 1;
        end if;
    end if;
end process;
COUNT <= TMP;
end Behavioral;


```



Преместващ регистър (N-битов)



Преместване наляво и допълване с нули.



```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity shiftreg is
generic (
    N : integer := 8;
    RST_ACTIVE : std_logic := '0';
    LOAD_ACTIVE : std_logic := '1');
port (
    CLK, RST, LOAD: in std_logic;
    DIN: in std_logic_vector(N-1 downto 0);
    DOUT: out std_logic_vector(N-1 downto 0));
end shiftreg;


architecture Behavioral of shiftreg is
signal TMP: std_logic_vector(N-1 downto 0);
begin

process (CLK,RST) begin
    if RST = RST_ACTIVE then
        TMP <= (others=>'0');
    elsif rising_edge(CLK) then
        if LOAD = LOAD_ACTIVE then
            TMP <= DIN;
        else
            TMP <= TMP(N-2 downto 0) & '0'; -- shift left, zero extend
        end if;
    end if;
end process;
DOUT <= TMP;
end Behavioral;

```





Брояч на Джонсън (N-битов)



Кръгов преместващ регистър с инвертирана обратна връзка.

Брояч на Джонсън (N-битов)



```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity johnson is
generic (
    N : integer := 8;
    RST_ACTIVE : std_logic := '0');
port (
    CLK, RST: in std_logic;
    DOUT: out std_logic_vector(N-1 downto 0));
end johnson;

architecture Behavioral of johnson is
signal TMP: std_logic_vector(N-1 downto 0);
begin

process (CLK,RST) begin
    if RST = RST_ACTIVE then
        TMP <= (others=>'0');
    elsif rising_edge(CLK) then
        TMP <= TMP(N-2 downto 0) & not TMP(N-1); -- cyclic shift left
    end if;
end process;
DOUT <= TMP;
end Behavioral;

```



Делител на честота ($N=2^n$)



$$f_{\text{cclk}} = f_{\text{mclk}} / N$$
$$N = 2^n$$

Делител на честота (2^n)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity clkdiv is
    Port (
        mclk    : in std_logic;
        cclk    : out std_logic);
end clkdiv;

architecture Behavioral of clkdiv is
    signal divider : std_logic_vector(26 downto 0);
begin


    process (mclk)
        begin
            if rising_edge(mclk) then
                divider <= divider + 1;
            end if;
        end process;

        cclk <= divider(25);

    end Behavioral;
```



Забележка: за симулацията $N = 2^5$



Делител на честота (N)




$$f_{\text{cclk}} = f_{\text{mclk}} / N$$

Делител на честота


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity clkdiv50m is
generic (N : integer := 50000000);
  Port (
    mclk    : in std_logic;
    cclk    : out std_logic);
end clkdiv50m;



architecture Behavioral of clkdiv50m is
signal divider : std_logic_vector(26 downto 0)
begin
  process (mclk)
    begin
      if rising_edge(mclk) then
        if(divider=N)then
          divider<=(others=>'0');
          cclk<='1';
        else
          divider <= divider + 1;
          cclk<='0';
        end if;
      end if;
    end process;
end Behavioral;
```



Забележка: за симулацията N=50



PWM



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity pwm is
Generic ( WIDTH : integer := 4 );
  Port (
    clk, ena, reset, load  : in std_logic;
    cmp : in std_logic_vector(WIDTH-1 downto 0);
    pwm_out : out std_logic);
end pwm;
```

```
architecture Behavioral of pwm is
constant UP_TC: std_logic_vector(WIDTH-1 downto 0 ) := (others => '1');
signal Q      : std_logic_vector(WIDTH-1 downto 0);
signal compare_value : std_logic_vector(WIDTH-1 downto 0);
signal up : std_logic;
begin
  ...
```

```


counter: process(clk) begin
  if rising_edge(clk) then
    if ( reset = '0' ) then
      Q <= (others => '0' );
      up <= '0';
    else
      if( ena = '1' ) then
        if ( up = '1' ) then
          if( Q = UP_TC ) then
            up <= '0';
          else
            Q <= Q + 1;
          end if;
        else
          if( Q = 0 ) then
            up <= '1';
          else
            Q <= Q - 1;
          end if;
        end if;
      end if;
    end if;
  end if;
end process;

```




```
comparator: process( clk ) begin
    if( reset = '0') then
        pwm_out <= '0';
        compare_value <= cmp;
    elsif rising_edge( clk ) then
        if( load = '1' ) then
            compare_value <= cmp;
        end if;
        if( Q < compare_value ) then
            pwm_out <= '1';
        else
            pwm_out <= '0';
        end if;
    end if;
end process;
```

```
end Behavioral;
```



cmp = 5, width = 4



cmp = A, width = 4

Масиви

```
type type_name is array (specification) of data_type;  
signal signal_name: type_name [:= initial_value];
```

Пример

```
constant ADDR_WIDTH : integer := <num_addr_bits>;  
constant DATA_WIDTH : integer := <data_width>;
```

```
type MY_RAM is array (2**ADDR_WIDTH-1 downto 0) of std_logic_vector  
    (DATA_WIDTH-1 downto 0);  
signal ram : MY_RAM;
```

RAM

entity a1 is

```
Port ( address : in STD_LOGIC_VECTOR (3 downto 0);  
      data : inout STD_LOGIC_VECTOR (7 downto 0);  
      rw : in STD_LOGIC;  
      clock : in STD_LOGIC);
```

end a1;

architecture Behavioral of a1 is

```
type MY_RAM is array (15 downto 0) of std_logic_vector (7 downto 0);  
signal ram : MY_RAM;
```

begin

```
ram1 : process (clock) begin
```

```
  if rising_edge(clock) then
```

```
    if rw = '1' then
```

```
      data <= ram(conv_integer(address));
```

```
    else
```

```
      ram(conv_integer(address)) <= data;
```

```
    end if;
```

```
  end if;
```

```
end process;
```

```
end Behavioral;
```

```
type <rom_type> is array ((2**<ram_addr_bits>-1) downto 0) of  
  std_logic_vector (<ram_width>-1) downto 0);
```

```
constant <ROM_NAME> : <rom_type>  
  :=("0001", "0010", "0011", "0100", "0101",  
     "0110", "0111", "1000", "1001", "1010",  
     "1011", "1100", "1101", "1110", "1111",  
     "0001", "0010", "0011", "0100", "0101",  
     "0110", "0111", "1000", "1001", "1010",  
     "1011", "1100", "1101", "1110", "1111",  
     "1111", "1111", "<more_values_here>");
```

```
signal <rom_data> : std_logic_vector (<ram_width>-1) downto 0);
```

